A Spatial/Chisel implementation of the Simplex algorithm.
Repo for project 1 from ECE 550D, F2021
Repo for the 4th checkpoint of ece550d
A Tetris game using Verilog on FPGA.
A gallery of my projects!
Five staged pipelined processor
Processor Checkpoint for ECE 350